



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/627,976	07/28/2003	Anne Kaszynski	T2147-908627	4095
181	7590	04/20/2007	EXAMINER	
MILES & STOCKBRIDGE PC			ALHIJA, SAIF A	
1751 PINNACLE DRIVE			ART UNIT	PAPER NUMBER
SUITE 500			2128	
MCLEAN, VA 22102-3833				
SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MONTHS	04/20/2007	PAPER		

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	Application No.	Applicant(s)	
	10/627,976	KASZYNISKI ET AL.	
	Examiner	Art Unit	60
	Saif A. Alhija	2128	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1) Responsive to communication(s) filed on 03 January 2007.

2a) This action is **FINAL**.                            2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4) Claim(s) 48-72 is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 48-72 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on 25 March 2004 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
a) All    b) Some \* c) None of:  
1. Certified copies of the priority documents have been received.  
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date _____	5) <input type="checkbox"/> Notice of Informal Patent Application
	6) <input type="checkbox"/> Other: _____

**DETAILED ACTION**

1. Claims 48-72 have been presented for examination.

Claims 21-47 have been cancelled.

**Response to Arguments**

2. Applicant's arguments filed 3 January 2007 have been fully considered but they are not persuasive.

i) Drawings objection withdrawn in view of Applicants newly submitted drawings.

ii) The Examiner acknowledges Applicants replacement of the claims in order to overcome the 112 rejections provided in the previous office action. However, Applicants amendment is similar to the previous version of the claims and as such does not overcome the 112 rejections provided below.

iii) Applicant argues, in regards to new claim 48, that Killian and Lin do not teach "creating, in the transmission mode, an autonomous circuit emulator constituted with a data processing system, obtained by replacing the software model which is in a low level programming language and that physically describes an ASIC comprising a circuit under design to be validated, with a high level language abstract description generating response data structures in accordance with a functional specification of the project as a function of stimuli received."

However, Killian in Column 35, Lines 1-22 discusses HDL to C translators and compilers. Lin in Column 27, Lines 45-67 discusses HDL to Semulation translation. These sections read on the limitations as presented.

iv) Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Further, Applicant's arguments do not comply with 37 CFR 1.111(c) because they do not clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. Further, they do not show how the amendments avoid such references or objections. Applicant has merely summarized the references into a single sentence and then alleges that they do not teach the argued limitation above.

v) Examiner has cited particular columns and line numbers in the references applied to the claims for the convenience of the applicant. Although the specified citations are representative of the teachings of the art and are applied to specific limitations within the individual claim, other passages and figures may apply as well. It is respectfully requested from the applicant in preparing responses, to fully consider the references in their entirety as

Art Unit: 2128

potentially teaching all or part of the claimed invention, as well as the context of the passage as taught by the prior art or disclosed by the Examiner.

vi) The Examiner respectfully requests, in the event the Applicants choose to amend or add new claims, that such claims and their limitations be directly mapped to the specification, which provides support for the subject matter. This will assist in expediting compact prosecution.

vii) Further, the Examiner respectfully encourages Applicants to direct the specificity of their response with regards to this office action to the broadest reasonable interpretation of the claims as presented. This will avoid issues that would delay prosecution such as limitations not explicitly presented in the claims, intended use statements that carry no patentable weight, mere allegations of patentability, and novelty that is not clearly expressed.

**PRIORITY**

3. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d).

**Information Disclosure Statement**

4. The information disclosure statement (IDS) submitted on 25 March 2004 is in compliance with the provisions of 37 CFR 1.97. Accordingly, the Examiner has considered the IDS as to the merits.

**Claim Rejections - 35 USC § 101**

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

**MPEP 2106 recites:**

The claimed invention as a whole must accomplish a practical application. That is, it must produce a "useful, concrete and tangible result" State Street 149 F.3d at 1373, 47 USPQ2d at 1601-02. A process that consists solely of the manipulation of an abstract idea is not concrete or tangibles. See *In re Warmerdam*, 33 F.3d 1354, 1360, 31 USPQ2d 1754, 1759 (Fed.Cir. 1994). See also *Schrader*, 22 F.3d at 295, 30 USPQ2d at 1459.

5. **Claims 48-72 are rejected** under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

i) The claims recite, “outputting one or more error notifications if an error is detected by said validation.” However if an error is not detected, the claim does not produce a useful, concrete, and tangible result. Further, with respect to the recitation of a “transmission mode” in the claims, the Examiner notes that the broadest reasonable interpretation of this phrase could read on a signal which is non-statutory.

**Appropriate correction is required.**

**All claims dependent upon a rejected base claim are rejected by virtue of their dependency.**

**Claim Rejections - 35 USC § 112**

**The following is a quotation of the first paragraph of 35 U.S.C. 112:**

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

6. **Claims 55-70 are rejected** under 35 U.S.C. 112, first paragraph, because the specification, while being enabling for the limitations following the “data processing means” does not reasonably provide enablement for the “data processing means.” The specification does not enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to enable the invention or ascertain its scope with respect to its structure and commensurate in scope with these claims. The data processing means are nonenabling for the scope of the claim because the specification disclosed at most only those means known to the inventor. Further, the specification does not provide the required elaboration on the data processing means other than what is recited in the claim itself, which results in an undue breadth. See MPEP 2164.08(a).

**Appropriate correction is required.**

**All claims dependent upon a rejected base claim are rejected by virtue of their dependency.**

**The following is a quotation of the second paragraph of 35 U.S.C. 112:**

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Art Unit: 2128

7. **Claims 48-72 are rejected** under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

i) The claims are generally narrative and indefinite, failing to conform to current U.S. practice. They appear to be a literal translation into English from a foreign document and as such it is difficult to ascertain the complete scope and meaning of the claims.

ii) Claims 48 and 71 recite, “replacing the software model … with a high level language abstract description.” Claims 48 and 71 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted steps are: how the software model is replaced with a high-level language abstract description.

iii) Claims 48 and 71 recite, “constituted.” It is unclear what is meant by this term in the context of the claim limitation. This renders the claims vague and indefinite.

iv) Claims 48 and 71 recite “an error.” It is unclear what is designated as an error. The claims are incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted steps are: how a determination of error is made and what mechanism carries out the determination.

v) Claims 48 and 71 recite, “utilizing the verification platform as a reference for the validation of response data….” It is unclear what is meant by utilizing the platform as a reference. This renders the claims vague and indefinite.

vi) Claims 48 and 71 recite “an autonomous circuit emulator constituted with a data processing system, obtained by replacing.” It is unclear if the emulator or the system is obtained by replacing. This renders the claim vague and indefinite.

vii) Claims 49 and 72 recite “observing the output stimuli.” It is unclear what observing stimuli means. This renders the claims vague and indefinite.

viii) Claims 49 and 72 recite “validating the software model.” Claims 49 and 72 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential steps, such omission amounting to a gap between the steps. See MPEP § 2172.01. The omitted steps are: how the software model is validated and the mechanism to perform the validation.

Art Unit: 2128

ix) Claim 55 recites “for allowing,” “arranged to read,” and to “form an emulator”. These phrases are vague and indefinite since for allowing is merely a capability and not afforded patentable weight, the meaning of arranged to read is unclear, and it is unclear specifically how the emulator is formed.

x) Claims 62 and 63 recite the phrases “readjusting incorrect predictions, reducing the number of valid hypotheses, and terminating collisions.” However neither an explanation of how these phrases are accomplished nor a definition of their meaning is provided which renders the claims vague and indefinite.

xi) Claim 70 recites “without having to obtain additional information.” It is unclear how the design is formed without obtaining additional information. This renders the claim vague and indefinite.

xii) These are exemplary of the issues with the claims and reinforce section 7.i above.

**Appropriate correction is required.**

**All claims dependent upon a rejected base claim are rejected by virtue of their dependency.**

**Claim Objections**

8. As stated in MPEP Section 2143.03. A claim limitation which is considered indefinite cannot be disregarded. If a claim is subject to more than one interpretation, at least one of which would render the claim unpatentable over the prior art, the examiner should reject the claim as indefinite under 35 U.S.C. 112, second paragraph (see MPEP § 706.03(d)) and should reject the claim over the prior art based on the interpretation of the claim that renders the prior art applicable. *Ex parte Ionescu*, 222 USPQ 537 (Bd. Pat. App. & Inter. 1984) (Claims on appeal were rejected on indefiniteness grounds only; the rejection was reversed and the case remanded to the examiner for consideration of pertinent prior art.). Compare *In re Wilson*, 424 F.2d 1382, 165 USPQ 494 (CCPA 1970) (if no reasonably definite meaning can be ascribed to certain claim language, the claim is indefinite, not obvious) and *In re Steele*, 305 F.2d 859, 134 USPQ 292 (CCPA 1962) (it is improper to rely on speculative assumptions regarding the meaning of a claim and then base a rejection under 35 U.S.C. 103 on these assumptions).

**Claim Rejections - 35 USC § 102**

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

**A person shall be entitled to a patent unless –**

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

9. **Claims 48-72 are rejected** under 35 U.S.C. 102(e) as being clearly anticipated by **Killian et al.**

**“Automated Processor Generation System for Designing a Configurable Processor and Method for the Same”, U.S. Patent No. 6,477,683, hereafter referred to as Killian.**

10. **Claims 48-72 are rejected** under 35 U.S.C. 102(e) as being clearly anticipated by **Lin et al.**

**“Converification System and Method”, U.S. Patent No. 6,389,379, hereafter referred to as Lin.**

**Regarding Claim 48:**

**The references disclose** A method for on demand functional verification of a software model of an application specific integrated circuit (ASIC), wherein said software model is written in a low-level programming language and the method separately establishes a model of the application specific integrated circuit to be generated and functional verification tests to be applied to the model of the circuit for constituting a verification platform comprising a transmission mode and a verification mode, the method comprising:

creating, in the transmission mode, an autonomous circuit emulator constituted with a data processing system, obtained by replacing the software model which is in a low level programming language and that physically describes an ASIC comprising a circuit under design to be validated, with a high level language abstract description generating response data structures in accordance with a functional specification of the project as a function of stimuli received; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 35, Lines 1-22)(Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Lines 45-67**)

integrating the software model, in a verification mode, into a verification platform, and connecting a previously validated autonomous circuit emulator in parallel to interfaces of the software model of the circuit under design, and to an environment emulator; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding**

Art Unit: 2128

descriptions. **Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. **Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

utilizing the verification platform as a reference for the validation of response data transmitted by the software model of the circuit under design; (**Killian. Abstract. Figures 1, 6, 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. **Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

and outputting one or more error notifications if an error is detected by said validation. (**Killian. Column 40, Lines 15-18**) (**Lin. Column 124, Lines 25-52**)

**Regarding Claim 49:**

The references disclose A method according to claim 48, further comprising: generating, using a data processing system and in response to a user input, the autonomous circuit emulator which provides a simulation configuration corresponding to the software model of the ASIC using the functional specification; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. **Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

writing, from the functional specification, and storing in a test platform for integrated circuit models, a program for testing the software model of the ASIC, comprising input stimuli sequences to be provided to the software model of the ASIC, related to output stimuli sequences by the autonomous simulation configuration, based on the functional specification; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line**

**67. Column 23, Lines 21-45) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions.**

**Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 –**

**Column 28, Line 57. Column 57, Line 17-35)**

linking together, and activating, the autonomous simulation configuration and the test platform; (Killian.

**Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3,**

**Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45) (Lin.**

**Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line**

**4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-**

**35)**

and observing the output stimuli of the software model of the ASIC, wherein the software model of the ASIC is a Hardware Description Language (HDL)-type model, in order to functionally validate the system constituted by the software model of the ASIC and a validation test program, and thus validating the software model in comparison to the functional specification. (Killian. Column 40, Lines 15-18) (Lin. Column 124, Lines 25-52)

**Regarding Claim 50:**

**The references disclose) A method according to claim 48, wherein the autonomous configuration communicates with the user to control the activation of previously created and stored models of input stimuli sequences defined in a high-level programming language, and controls the activation of associated programs for the progressive validation of test sequences determined from the models. (Killian. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45) (Lin. Figure 1, Elements 20,30, and 40)**

**Regarding Claim 51:**

**The references disclose A method according to claim 48, wherein the functional specification comprises a sequence of instructions in a low-level programming language, specifying functional models of circuits. (Killian. Abstract. Column 2, Lines 12-23) (Lin. Figure 1, Elements 20,30, and 40)**

**Regarding Claim 52:**

The references disclose A method according to claim 48, wherein the functional specification is provided in the form of a first specification program in a low level programming language of functional models of circuits, and a second specification program in a high level programming language of functional models of circuits, and the autonomous simulation configuration performs a co-simulation by synchronizing the execution of the first and second specification programs. (Killian. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 35, Lines 1-22) (Lin. Figure 3, Elements 210, 215, and 220)

**Regarding Claim 53:**

The references disclose A method according to claim 52, wherein the low level language is a Hardware Description Language (HDL)-type and the high level language is C++. (Killian. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 35, Lines 1-22) (Lin. Figure 3, Elements 210, 215, and 220)

**Regarding Claim 54:**

The references disclose A method according to claim 48, wherein the verification platform verifies that the responses of the software model of the ASIC are within response time ranges specified in the functional specification. (Killian. Figure 2. Element 84)(Lin. Column 2, Lines 20-40)

**Regarding Claim 55:**

The references disclose A verification platform for on demand verification of a software model of an application specific integrated circuit (ASIC), comprising data processing means for allowing a client to select test models producing input stimuli for the ASIC, said data processing means being constructed and arranged to read functional specification elements of the ASIC in a high level language and comprising a sequence of programmed instructions that form an emulator and generate a functional validation test program constituted by output stimuli, from the input stimuli and the functional specification elements, and that output one or more error notifications if an error is detected by said functional validation test program. (Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45. Column 35, Lines 1-22) (Lin. Abstract. Figures 1-6, 10

**and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)**

**Regarding Claim 56:**

**The references disclose A verification platform according to claim 55, further comprising a library of functional models of circuit blocks for a plurality of ASICs and means for selecting models through a definition file of the integrated circuit configuration, for creating a model corresponding to the functional specification of one of said plurality of ASICs that is integrated into the definition of an environment of the ASIC. (Killian. Abstract.**

**Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45) (Lin. Abstract.**

**Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)**

**Regarding Claim 57:**

**The references disclose A verification platform according to claim 55, further including, in a link connecting the platform to a client, first and second serial programming language adaptation circuits, wherein the first serial programming language adaptation circuit transforms commands in a high level programming language used by the client into commands in a low level programming language used by the ASIC model, and wherein the second serial programming language adaptation circuit transforms the commands in the low level programming language back into commands in the high level programming language. (Killian. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 35, Lines 1-22) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)**

**Regarding Claim 58:**

**The references disclose A verification platform according to claim 55, further comprising means for executing operations at the same time as the simulation, and, upon detection of an error, means for interrupting**

operations at the time the error appears. (Killian. Figure 2. Element 72) (Lin. Figure 65 and corresponding description, interrupt handlers)

**Regarding Claim 59:**

The references disclose A verification platform according to claim 55, wherein the functional specification elements are constituted by a truth table corresponding to the functions of the various functional circuit elements of the ASIC software model, and further comprising a propagation delay associated with each input and each output pair. (Killian. Table 1. Column 24, Lines 11-22) (Lin. Figure 1 and 61, Element RD0\_0)

**Regarding Claim 60:**

The references disclose A verification platform according to claim 55, wherein the functional specification elements are constituted by a behavior table corresponding to the functions of the various functional circuit elements of the ASIC software model, and further comprising a propagation delay associated with each input and each output pair. (Killian. Table 1. Column 24, Lines 11-22) (Lin. Figure 1 and 61, Element RD0\_0)

**Regarding Claim 61:**

The references disclose A verification platform according to claim 55, further including a cache memory for storing the blocks used by nodes according to node addresses, and means for managing, for an address used by one or more nodes, a presence vector with one presence indicator per node. (Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

**Regarding Claim 62:**

The references disclose A verification platform according to claim 61, wherein the programmed instructions are object-oriented and the emulator is structured as a set of classes for managing a collection of

execution hypotheses for a transaction in a memory block of the software model, and for managing transactions that are concurrently colliding using the same memory block. (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

**Regarding Claim 63:**

The references disclose A verification platform according to claim 61, wherein algorithms of the sequence of programmed instructions of the emulator are configured to cause the emulator to perform functions comprising generating predictions, eliminating predictions, readjusting incorrect predictions, reducing the number of valid hypotheses, and terminating collisions. (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

**Regarding Claim 64:**

The references disclose A verification platform according to claim 63, wherein the emulator of the ASIC circuit generates predictions without having to obtain additional information on the internal operation of the ASIC circuit, the ASIC circuit being a circuit under design. (**Killian. Figure 6**) (Lin. Figure 1 and 3)

**Regarding Claim 65:**

The references disclose A verification platform according to claim 61, wherein the platform is used as an emulator of a router circuit, a circuit with cache or a router circuit with cache. (**Killian. Figure 6**) (Lin. Figure 1 and 3)

**Regarding Claim 66:**

**The references disclose** A verification platform according to claim 61, wherein the platform is configured for testing a software model of an integrated circuit (ASIC) on demand and comprises an ASIC emulator for controlling a comparator that receives values generated by a software model of the ASIC circuit tested, upon reception of stimuli sent by at least one stimuli generating circuit storing a test program, an interface for translating the stimuli from an advanced language into a low level language corresponding to that of the software model, and means for validating the verification in case of the detection of a collision by the comparator. (Killian. Figure 6) (Lin. Figure 1 and 3)

**Regarding Claim 67:**

**The references disclose** A verification platform according to claim 61, further comprising means for selecting the response to stimuli that depend on the composition of the circuits tested, said means for selecting being constituted by a model generated by means for selecting functional models from a library, which associates with each of the models the responses to a given stimulus, the model corresponding to the composition of the circuit to be tested. (Killian. Figure 2)(Lin. Figure 1 and 3)

**Regarding Claim 68:**

**The references disclose** A verification platform according to claim 67, further including means for storing responses selected so as to create a test model to be applied to the circuit tested during the reception of stimuli. (Killian. Figure 2. Element 80)(Lin. Figure 1, Element 15)

**Regarding Claim 69:**

**The references disclose** A verification platform according to claim 55, wherein each transaction comprises, at the level of each interface, a request packet and one or more associated response packets, wherein the values of the parameters and/or the transmission time constraints of the request packet and one or more associated response packets can be forced from the functional test program executed by the emulator of the environment, which appropriately translates all of said parameters during the transmission of the request packet and one or more

associated response packets to the terminals of the software model of the design. (**Killian. Column 2, Lines 35-49**)(**Lin. Column 3, Lines 15-20, Signal**)

**Regarding Claim 70:**

The references disclose A verification platform according to claim 68, wherein the generation of predictions is performed by the emulator of the circuit without having to obtain additional information on the internal operation of the circuit, the circuit being a circuit under design. (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (**Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

**Regarding Claim 71:**

The references disclose A computer-readable medium upon which is embodied a sequence of programmed instructions that, when executed by a processor, cause the processor to perform a method for on demand functional verification of a software model of an application specific integrated circuit (ASIC), wherein said software model is written in a low-level programming language and the method separately establishes a model of the application specific integrated circuit to be generated and functional verification tests to be applied to the model of the circuit for constituting a verification platform comprising a transmission mode and a verification mode, the method comprising:

creating, in the transmission mode, an autonomous circuit emulator constituted with a data processing system, obtained by replacing the software model which is in a low level programming language and that physically describes an ASIC comprising a circuit under design to be validated, with a high level language abstract description generating response data structures in accordance with a functional specification of the project as a function of stimuli received; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 35, Lines 1-22.**) (**Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Lines 45-67**)

integrating the software model, in a verification mode, into a verification platform, and connecting a previously validated autonomous circuit emulator in parallel to interfaces of the software model of the circuit under design, and to an environment emulator; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

utilizing the verification platform as a reference for the validation of response data transmitted by the software model of the circuit under design; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

and outputting one or more error notifications if an error is detected by said validation. (**Killian. Column 40, Lines 15-18**) (Lin. Column 124, Lines 25-52)

**Regarding Claim 72:**

**The references disclose A computer readable medium according to claim 71, further comprising programmed instructions for:**

generating, using a data processing system and in response to a user input, the autonomous circuit emulator which provides a simulation configuration corresponding to the software model of the ASIC using the functional specification; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35)

Art Unit: 2128

writing, from the functional specification, and storing in a test platform for integrated circuit models, a program for testing the software model of the ASIC, comprising input stimuli sequences to be provided to the software model of the ASIC, related to output stimuli sequences by the autonomous simulation configuration, based on the functional specification; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions.**

**Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. **Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions.**

**Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

linking together, and activating, the autonomous simulation configuration and the test platform; (**Killian. Abstract. Figures 1, 6 , 8, and 10 and their corresponding descriptions. Column 2, Lines 12-23. Column 3, Lines 1-10. Column 8, Lines 9-43. Column 9, Line 37 – Column 10, Line 67. Column 23, Lines 21-45**) (Lin. **Abstract. Figures 1-6, 10 and 16 and their corresponding descriptions. Column 18, Lines 1 – Column 19, Line 4. Column 21, Line 34 – Column 22, Line 11. Column 27, Line 45 – Column 28, Line 57. Column 57, Line 17-35**)

and observing the output stimuli of the software model of the ASIC, wherein the software model of the ASIC is a Hardware Description Language (HDL)-type model, in order to functionally validate the system constituted by the software model of the ASIC and a validation test program, and thus validating the software model in comparison to the functional specification. (**Killian. Column 40, Lines 15-18**) (Lin. **Column 124, Lines 25-52**)

### Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period,

Art Unit: 2128

then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

12. All Claims are rejected.

13. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saif A. Alhija whose telephone number is (571) 272-8635. The examiner can normally be reached on M-F, 11:00-7:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on (571) 272-22792279. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAA

April 10, 2007



KAMINI SHAH  
SUPERVISORY PATENT EXAMINER